module shift_register(write,s_in,clk,d,s_out,p); input write,clk; input [3:0] d; input [11:0] s_in; output reg s_out; output reg [3:0] p; wire mux_1,mux_2 ...
確定! 回上一頁