VHDL error at <location>: can't infer register for signal "<name>" because signal does not hold its value outside clock edge. (ID: 10483). CAUSE: In a VHDL ...
確定! 回上一頁