Verilog 模块module; Verilog语法要素; Verilog数据类型及逻辑系统 ... tri tri0 tri1 triand trior trireg vectored wait wand weak0 weak1 while wire wor xnor xor.
確定! 回上一頁