What we covered thus far: – Appendix A,B, Chap. 1-6. – Transistors, delay. – Verilog HDL for combinational circuits. • Lab #1 graded, Lab #2 due next week.
確定! 回上一頁