documented in the Verilog 2000 LRM and I think it is vendor specific. The inertial delay model for wire delays is documented in section 6.1.3 of the 2000 LRM.
確定! 回上一頁