Is there any option to produce 500 ms delay in psoc by using verilog without giving clock as input signal.
確定! 回上一頁