你即將離開本站

並前往https://verificationacademy.com/forums/systemverilog/delay-not-working-expected-system-verilog-class-timescale-issue

#delay is not working as expected in system verilog class ...

I add #2000ns in my class(actually it's a UVM test sequence), but it seems that it does not delay 2000ns, I print time before and after this ...

確定！ 回上一頁

查詢 「verilog # delay」的人也找了：

  1. verilog # delay合成
    2.
  2. Verilog delay
    3.
  3. Verilog delay assign
    4.
  4. verilog教學
    5.
  5. Verilog delay clock
    6.
  6. Systemverilog delay
    7.
  7. verilog運算子
    8.
  8. verilog陣列
    9.