Goal: get familiar with the Verilog coding through a set of design ... 合成結果可以發現與例C1有類似之處,為一簡單的2bit counter, ... 跳回WAIT狀態。
確定! 回上一頁