1. Responsible for board/chip level silicon validation/characterization on Marvell's internal IPs such as High-Speed SerDes, PLL, ADC, power regulator, ...
確定! 回上一頁