論文名稱, A Duty-Cycle-Distortion-Tolerant Half-Delay-Line Low-Power Fast-Lock-in All-Digital Delay-Locked Loop. 期刊名稱, IEEE Journal of Solid-State ...
確定! 回上一頁