I didn't understand clearly from your post which pin assignment you're talking about. If the design is accessing two DDR2 bank with ...
確定! 回上一頁