A Verilog simulator will execute whatever legal syntax you give it—the tool knows nothing about what the implementation eventually looks ...
確定! 回上一頁