In Verilog delays can be introduced with #'num' as in the examples below, ... 1 module buf_gate (); 2 reg in; 3 wire out; 4 5 buf #(5) (out,in); 6 7 initial ...
確定! 回上一頁