Verilog does not auto-convert the different bit-orders. The following code assigns big-endian to little-endian, but it would not work. wire [0:7] be_byte; // 8- ...
確定! 回上一頁