Verilog has mainly 2 data types Reg and Wire which are 4 valued logic 0,1,x,z while SV is enriched with wide variety of data type like int,shortint,longint, ...
確定! 回上一頁