8. Example 3 :: a hierarchical design module add3 (s, cy3, cy_in, x, y); input [2:0] x, y; input cy_in; output [2:0] s; output cy3; wire [1:0] cy_out;.
確定! 回上一頁