array part select in system Verilog ... bit [31:0] packet_type_A [7:0]; //array of 8 elements of width 32bit bit [31:0] packet_type_B [1:0]; //array of 2 ...
確定! 回上一頁