module register #(parameter WIDTH = 8) ( input clk, rst, wen, input [WIDTH-1:0] D, output [WIDTH-1:0] Q ); reg [WIDTH-1:0] val; assign Q = val; ...
確定! 回上一頁