National Chung Hsing University. SOC & DSP Lab. 44. 設計8位元平行多工暫存器電路-1/4. Verilog HDL Code:. Symbol view:. Schematic: b[7:0] a[7:0] c[7:0].
確定! 回上一頁