Analysis & Synthesis Error(13224): Verilog HDL or VHDL error "..:" index -8 is out of range [15:0].. Subscribe. More actions.
確定! 回上一頁