Q = 0; else. Q = D; endmodule. // reg8. 8-bit Register with Synchronous Reset. Verilog - 3 module regN (reset, CLK, D, Q); input reset;.
確定! 回上一頁