We present a substantially enhanced HSPICE feature that extracts MOSFET ... TRAN simulation of VDS ramp at fixed VGS for SOI (a) NMOS and (b) PMOS. ..... 15.
確定! 回上一頁