You can specify any unit for delay using `timescale. ... Moreover for working with System Verilog [for Design Verification] you need to start with Verilog ...
確定! 回上一頁