RTL Levl Code //ha_rtl.v module half_adder(x, y, Sum, Cout); input x, y; output Sum, Cout; reg Sum, Cout; // Circuit Description
確定! 回上一頁