[爆卦]RTL code是什麼？優點缺點精華區懶人包

為什麼這篇RTL code鄉民發文收入到精華區：因為在RTL code這個討論話題中，有許多相關的文章在討論，這篇最有參考價值！作者yuxike (非人哉)看板Electronics標題[問題] RTL 加密與合成時間Wed A...

作者yuxike (非人哉)

看板Electronics

標題[問題] RTL 加密與合成

時間Wed Aug 6 14:16:16 2014

是這樣的
小弟有寫好的RTL code需要給別人
但我只想提供加密過的RTL

目前使用過ncprotect去加密
或是`protect `endprotect
但似乎design compiler沒辦法吃檔(*.vp)

想問問大家有沒有這方面的經驗呢?
感謝各位幫忙

--
Sent from my Android

--
※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 42.71.110.230
※ 文章網址: http://www.ptt.cc/bbs/Electronics/M.1407305779.A.0F8.html

推 asd1436:你直接用design compiler合成netlist給別人就好了啊 08/06 14:42

→ asd1436:基本上純netlist是沒人看得懂你裡面function的沒必要加密 08/06 14:42

→ yuxike:謝謝你的建議我可能想的太複雜了 08/06 14:55

→ yuxike:但如果我先合成不就綁定stanard cell了? 08/06 15:55

推 Baneling:讀檔不做任何動作存檔之後吃gtech的.v應該就可以了 08/06 20:09

→ michael6172:合成時把hierarchy打散會更好~~~~ 08/06 23:53

推 asd1436:當然會綁定std cell阿~ 你現在等於是給人家IP 08/07 11:00

→ asd1436:你們自然要擁有一樣的tech file才能做事情看是要你為了他 08/07 11:01

→ asd1436:去跟他要檔案還是他配合你要給你檔案要自己橋 08/07 11:02

→ asd1436:最安全的方式其實是整個IP level都布局好給人家 08/07 11:03

→ asd1436:完全不用怕人家看懂你在幹嘛只是這樣自己會比較累 08/07 11:04

推 bxxl:IP也有很多種賣法,有些是連RTL code一起買,可以自己改的 08/07 11:41

推 cpyi:IP的確有很多方法可以保護最簡單你合成完就看不了了 08/08 12:18

推 appendixisu: 如果常常在Gate level debug的人!會不會反組譯成功? 08/13 15:30

→ triplehigh: 請用design compiler所附的synenc 08/19 22:35

[爆卦]RTL code是什麼？優點缺點精華區懶人包

為什麼這篇RTL code鄉民發文收入到精華區：因為在RTL code這個討論話題中，有許多相關的文章在討論，這篇最有參考價值！作者yuxike (非人哉)看板Electronics標題[問題] RTL 加密與合成時間Wed A...

你可能也想看看

搜尋相關網站

#1何謂RTL的寫法，如何能寫出RTL codes呢？？&z

#2暫存器傳輸級- 維基百科，自由的百科全書

#3數位工程師的分享: RTL coding習慣和backend之間的關聯

#4RTL Verilog - Doulos

#5[Day25]淺談FPGA design flow - iT 邦幫忙

#6知識力

#7暫存器轉換階層register transfer level 簡稱

#8RTL Coding Guidelines - SOC & DSP Lab

#9「RTL Coding」找工作職缺－2021年11月｜104人力銀行

#10VLSI } 16 } Do You Write a Good RTL Code - Verilog, VHDL ...

#11( Part -2 ) RTL Coding Guidelines || What is RTL - YouTube

#12rtl code 跟fpga code 有多大的差別？ - 微波EDA网

#13RTL Coding Guidelines - VLSI Signal Processing Lab, EE ...

#14Writing Successful RTL Descriptions in Verilog

#15從Simulink自動產生高效率的RTL Code - 國立清華大學計算機 ...

#16Design And Tool Flow - ASIC-World

#17Transformation of a block of RTL code into CDFG.

#18Register-Transfer Level - an overview | ScienceDirect Topics

#19Transformations on the FSMD of the RTL code with ...

#20rtl code_学习、记录、总结 - CSDN博客

#21The difference between RTL code and HDL code - EDAboard ...

#22What is RTL coding? - Quora

#23Who Put Assertions In My RTL Code? And Why? - Sutherland ...

#24A Compiled-Code Simulation Technique for RTL Designs

#25RTL Design Methodology Guidelines - MATLAB & Simulink

#26Viewing RTL Code Coverage reports with XCELIUM

#27新思科技推出RTL Architect 可加速設計收斂(design closure)

#28RTL (Register Transfer Level ) - Semiconductor Engineering

#29Symbol Codes | Right to Left (RTL) Scripts - Sites at Penn State

#30How do I modify the HLS generated RTL code to verify it?

#31How to find the maximum frequency a RTL code support?

#32fsm_perl: A Script to Generate RTL Code for State Machines ...

#33RTL Coding 讀書筆記3： Finite State Machine - 台部落

#34How do I synthesize with encrypted RTL in FPGA prototyping?

#35VERIFICATON OF GENERATED RTL FROM P4 SOURCE ...

#36RTLvision® PRO: Understand, Debug, and Integrate RTL ...

#37RTL Markdown - Visual Studio Marketplace

#38RTL passes (GNU Compiler Collection (GCC) Internals)

#39Ascent Lint – RTL Linting Sign Off - Real Intent

#40RTL Coding Guidelines

#41quasarframework/quasar - problem with RTL code generation

#42Verilog for Design Training Course: How To Write RTL code in ...

#43Using SystemVerilog Assertions in RTL Code - Design And ...

#44Low-Power RTL Code Generation for Advanced CNN ... - MDPI

#45Tutorial: Generating Block Design's RTL code and FPGA ...

#46Basics of RTL Design and Synthesis - SMDP-C2SD

#47RTL vs HDL? Whats the difference - Electrical Engineering ...

#48CF7 rtl code insertion | WordPress.org

#49Get Cost-effective Code Complexity Metrics for RTL Code

#50Automatic RTL-to-Formal Code Converter for IP Security ...

#51Principles of Verifiable Rtl Design: A Functional Coding Style ...

#524.5. RTL Refinement

#53Programmable Logic/Verilog RTL Coding Guidelines

#54Optimizing RTL code for EFLX - Flex Logix

#55"Automated RTL generator" by Rohit Kulkarni - SJSU ...

#56ASIC RTL Design Lead- 92729 - Jobs at AMD

#57From Simulink to High-Quality RTL using High-Level Synthesis

#58Airiti Library華藝線上圖書館_RTL代码域故障模型

#59RTL Design with VHDL - Ubc ece

#60Generating Block Design's RTL code and FPGA Programming ...

#61RTL Hardware Design Using VHDL: Coding for Efficiency ...

#62RTL Coding style and when we need to deviate from such a ...

#63RTL.JSONIterator - RAD Studio Code Examples

#64RTL level 的程式寫法

#65Generation of RTL-code and test facilities for on-chip TDM ...

#66rtl.h source code [gcc/rtl.h] - Woboq Code Browser

#67Rtl Coding Engineer Jobs, Employment | Indeed.com

#68Checklist: Right-to-Left language (RTL)? - LingoHub

#6988 - RTL vs PXML - Genero software development ... - 4Js

#70What is rtl code? - Movie Cultists

#71Structural markup and right-to-left text in HTML - W3C

#72RTL debug: integrating automation and vizualization - Tech ...

#73RTL Code Visualization - electgon

#74RTL Coding Guidelines

#75RTL Code for Shift and Add Multiplier - 1194 Words | Bartleby

#76Writing RTL Code for Virtex-4 DSP48 Blocks with XST 8.1i