Must have extensive ASIC design knowledge and be able to debug Verilog RTL code using simulation tools; Knowledge of Memory Management concepts and ...
確定! 回上一頁