You write your RTL level code in an HDL language which then gets translated (by synthesis tools) to gate level description in the same HDL language or ...
確定! 回上一頁