RTL is an acronym for register transfer level. This implies that your Verilog code describes how data is transformed as it is passed from register to register.
確定! 回上一頁