Example 1: Represents how can the logic in RTL can be synthesized. //data flow ... target_library: the ASIC technology which the design is mapped.
確定! 回上一頁