The simulation of the SRAM model is carried out in HSPICE based on 14 nm process ... designers to explore and improve the SRAM tolerance against RC delay.
確定! 回上一頁