list. In Verilog you can also have wires that are neither driven nor used. More examples: module top ( input a );.
確定! 回上一頁