... similarly to standard NAND and NOR logic circuits. The logic circuits proposed in this paper consist of 2 m + 1 paris of enhancement CMOS transistors.
確定! 回上一頁