A smaller area means more chips per silicon wafer and those smaller chips were less likely to encounter a defect during fabrication.
確定! 回上一頁