init_signal_spy(). The init_signal_spy() utility mirrors the value of a VHDL signal or Verilog register/wire (called the spy_object) onto an existing VHDL ...
確定! 回上一頁