Operators are used in expressions to produce values from operands. The operators in Verilog are similar to those in the C programming language.
確定! 回上一頁