The example compiles a VHDL/Verilog oscillator, defines a filter component ... -input "{@force osc_top.reset 0 -after 0ns 1 -after 40ns 0 -after 120ns}"',.
確定! 回上一頁