Hey i wrote this code in Verilog. This is the Code: module shift_register(write,s_in,clk,d,s_out,p); input write,clk; input [3:0] d; input [11:0] s_in; ...
確定！ 回上一頁
