課程 簡介. COURSE DESCRIPTION. 部別. Daytime/Evening. Session ... Verilog structural description--combinational circuit design and simulate. 6. FPGA Lab.
確定! 回上一頁