Familiar with Verilog coding、Design Compiler & STA timing closure. 2. Experience in FPGA verification、SATA/PCIe I/O & OEM project design ...
確定! 回上一頁