Verilog Review and Advance, 10:10-11:00, 黃紹軒, PPT. Simulation & Verification, 11:10-12:00, 黃立洋, PPT. Hardware Synthesize, 13:10-14:00, 喻柏憲, PPT.
確定! 回上一頁