... Design Verilog Test Bench Verilog Constraints File XDC Simulation Model Verilog Supported ... A valid ASCII file is prefixed with a 'TEXT' magic string.
確定! 回上一頁