There are no 'strings' in Verilog at all. Verilog only operates on bits. There is some syntactic sugar which allows assigning codes of ascii ...
確定! 回上一頁