[參考資料] CMOS 電路模擬與設計-使用Hspice, pp.8-14~8-16. Notes from Prof. Danny Wen-Yaw Chung. PART A. 將NMOS 之汲極(Drain)與閘極(Gate)短路(VGD = 0),可 ...
確定! 回上一頁