Our intention is to have 4 lanes to a M2 connector and the other 4 to a PCIe slot. The table below shows the relationship between PHY lanes and the port ...
確定! 回上一頁