High-Speed Platform Lanes defined as the sum of GPP PCI Express lanes, SATA ports, and USB ports from the chipset and processor that can be used concurrently.
確定! 回上一頁