Layout Level Design. Post Verification. SPW. Verilog. Synopsys. Virtuoso/Dracula. GDSII. RC Extraction(Star-RC, Dracula). Full-Custom IC. Cell-Based IC.
確定! 回上一頁