I guess this is the problem. So, how to solve? The clock mux's output drives several inst0 and inst1 without any clock gating, but the ...
確定! 回上一頁