Verilog 未完全读取该文件,verilog,Verilog,我试图从文件中读取输入,但它没有完全读取文件 ... always @(posedge clk) begin scan_file = $fscanf(data_file, "%h\n", ...
確定! 回上一頁