Verilog Code for 1:4 Demux ... //multiple statements can be written inside each case. //you just have to use 'begin' and 'end' keywords as shown ...
確定! 回上一頁