Digital delay (DDLY) of ½ × clock distribution path frequency (2 GHz maximum). 60-ps step analog delay; 50% duty cycle output divides, 1 to 65535
確定！ 回上一頁
